Non-ideal Operational Amplifier

- Various error terms arise in practical operational amplifiers due to non-ideal behavior.
- Some of the non-ideal characteristics include:
 - 1. Finite open-loop gain that causes gain error
 - 2. Nonzero output resistance
 - 3. Finite input resistance
 - 4. Finite CMRR
 - 5. Common-mode input resistance
 - 6. DC error sources
 - 7. Output voltage and current limits

Finite Open-loop Gain





$$v_0 = Av_{id} = A(v_s - v_1) = A(v_s - \beta v_0)$$
$$A_v = \frac{v_0}{v_s} = \frac{A}{1 + A\beta}$$

 $A\beta$ is called loop gain. For $A\beta >>1$,

$$A_{ideal} = \frac{1}{\beta} = 1 + \frac{R_2}{R_1}$$
$$v_{id} = v_s - v_1 = v_s - \beta v_o$$
$$= v_s - \frac{A\beta}{1 + A\beta} v_s = \frac{v_s}{1 + A\beta}$$

No longer zero, *vid* is small for large $A\beta$.

Zulfiqar Ali

Gain Error

Gain Error is given by GE= (ideal gain)-(actual gain) For non-inverting amplifier,

$$GE = \frac{1}{\beta} - \frac{A}{1 + A\beta} = \frac{1}{\beta(1 + A\beta)}$$

Gain error is also expressed as a fractional or percentage error.

$$FGE = \frac{\frac{1}{\beta} - \frac{A}{1 + A\beta}}{\frac{1}{\beta}} = \frac{1}{1 + A\beta} \cong \frac{1}{A\beta}$$

Gain Error: Example

Problem: Find ideal and actual gain and gain error is percent **Given data**: Closed-loop gain of 200 (46 dB), open-loop gain of op amp is 10,000 (80 dB).

Approach: Amplifier is designed to give ideal gain and deviations from ideal case are determined. Hence,

R1 and *R2* aren't designed to compensate for finite open-loop gain of amplifier.

Analysis:

$$A_{v} = \frac{A}{1+A\beta} = \frac{10^{4}}{1+\frac{10^{4}}{200}} = 196$$

FGE = $\frac{200-196}{200} = 0.02$

Nonzero Output Resistance







Output terminal is driven by test source vx and current *ix* is calculated to determine output resistance (all independent sources are turned off). The equivalent circuit is same For both inverting and non-inverting amplifiers. $R_{out} = \frac{V_X}{C}$

Zulfiqar Ali

Nonzero Output Resistance (contd.)



Thus, shunt feedback at output reduces Rout.

$$\therefore R_{out} = \frac{R_o}{1+A\beta} \left[\left(R_1 + R_2 \right) \right]$$

Since, $Ro/(1+A\beta) < <(R1+R2), \qquad R_{out} \cong \frac{R_o}{1+A\beta}$ If A is infinite, $Rout=0$

Open-loop Gain Design: Example

- **Problem**: Design non-inverting amplifier and find open-loop gain
- **Given Data**: A_v =35 dB, R_{out} =0.2 Ω , R_o = 250 Ω
- Analysis:

$$|A_{v}| = 10^{35} \text{dB}/20 \text{dB} = 56.2$$
 $\beta = \frac{1}{A_{v}} = \frac{1}{56.2}$

$$R_{out} = \frac{R_o}{1 + A\beta} \le 0.2\Omega$$

$$\therefore A \ge \frac{1}{\beta} \left(\frac{R_o}{R_{out}} - 1 \right) = 56.2 \left(\frac{250}{0.2} - 1 \right) = 7.03 \times 10^4 = 96.9 \text{dB}$$

Finite Input Resistance: Noninverting Amplifier



Test voltage source *vx* is applied to input and current *ix* is calculated.

$$i_{x} = \frac{v_{x} - v_{1}}{R_{id}}$$
 $v_{1} = i_{1}R_{1} \cong i_{2}R_{1}$

Assuming i-<<i2 implies i1 = i2.



Finite Common-Mode Rejection Ratio (CMRR)



A real amplifier responds to signal common to both inputs, called common-mode input voltage. In general,

$$v_{o} = A(v_{1} - v_{2}) + A_{cm} \left(\frac{v_{1} + v_{2}}{2}\right)$$
$$= A(v_{id}) + A_{cm}(v_{ic})$$

Voltage Follower Gain Error due to CMRR



Ideal gain for voltage follower is unity, gain error



Since, both A and CMRR are normally >>1,

$$GE \cong \frac{1}{A} - \frac{1}{CMRR}$$

First term is due to finite amplifier gain, second term shows that CMRR may introduce an even larger error.

DC Error Sources: Input-Offset Voltage

With inputs being zero, the amplifier output rests at some dc voltage level instead of zero. The equivalent dc **input offset voltage** is

$$V_{OS} = \frac{V_O}{A}$$

The amplifier is connected as voltage-follower to give output voltage equal to offset voltage.



To include effect of offset voltage

$$v_{O} = A \left(v_{id} + \frac{v_{ic}}{\text{CMRR}} + V_{OS} \right)$$

If vid =0, $v_O = A \left(\frac{v_{iC}}{CMRR} + V_{OS} \right) = A(v_{OS})$ $\therefore CMRR = \frac{v_{iC}}{v_{OS}} \mu V/V$

Thus, CMRR is a measure of how total offset voltage changes from its dc value when commonmode voltage is applied.